

**ABSTRACT OF THE DISCLOSURE**

A reset pulse generator. The CPU generates an oscillating  
disable signal after initialization. The oscillating circuit  
is coupled to the CPU to output a sequence of reset pulses to  
5 the CPU. The oscillating disable circuit is coupled to the  
oscillating circuit for disabling the oscillating circuit and  
initiating normal mode CPU operation when the oscillating  
disable signal is received.